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NASA TECH BRIEF 
This NASA Tech Brief is issued by the Technology Utilization Division to acquaint 
industry with the technical content of an innovation derived from the space program. 
Novel Circuit Combines Pulse Stretcher With NOR Gate 
The problem: To provide a NOR gate with an out-
put pulse of some predetermined minimum duration. 
Conventional circuitry has employed an additional 
NOR gate used with a triggered monostable multivi-
brator. 
The solution: A pulse-stretching circuit combined 
with a conventional NOR gate.
How it's done: Figure 1 shows a pulse-stretcher 
circuit added to a conventional NOR gate circuit. 
With all the inputs at ground potential, the output 
is positive, current flows through C 1 and R 1 into 
the base of Q 2 turning it on. Current flows into the 
base of Q 2 until C is charged (approximately 3 times 
the R 1 C 1 time constant). If the inputs become positive 
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while Q 2 is still conducting, Q 1 will not be affected 
since its base is being held at ground potential by Q2. 
When Q 2 stops conducting, the inputs regain control 
of the output. A diode in series with R 1 provides C1 
with a discharge path to ground. Figure 2 depicts a 
binary counter using this pulse stretcher-NOR gate for 
reset. The binary counter must be reset to zero when 
a certain preselected count has been reached. The 
NOR gate detects the preselected state and produces 
a pulse that the pulse stretcher maintains for a 
period long enough to reset all counter stages. 
Notes: 
1. The circuit works equally well with PNP transis-
tors, all polarities being reversed.
2. This circuitry has been used successfully in a 
square-root computer and with digital oscillators. 
3. Inquiries concerning this innovation may be 
directed to: 
Technology Utilization Officer 
Goddard Space Flight Center 
Greenbelt, Maryland, 20771 
Reference: B64-10150 
Patent status: NASA encourages commercial use

of this innovation. No patent action is contemplated. 
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